

WHAT IS CLAIMED IS:

1. A semiconductor device comprising:
 - a substrate;
 - a gate electrode located over a surface of the substrate and comprising at least first and second elongate wirings which intersect at an intersection region of the gate electrode;
 - a gate dielectric layer interposed between the gate electrode and the surface of the substrate; and
 - at least one oxide region located in the substrate below the intersection region of the gate electrode, wherein a thickness of the oxide region is greater than a thickness of the gate dielectric layer.
- 15 2. The semiconductor device as claimed in claim 1, wherein the oxide region is a field oxide region.
3. A semiconductor device comprising:
 - a substrate;
 - 20 a mesh-shaped gate electrode located over a surface of the substrate, the mesh-shaped gate electrode having a plurality of openings aligned over respective source/drain regions of the substrate;

a gate dielectric layer interposed between the mesh-shape gate electrode and the surface of the substrate; and

at least one oxide region located in the substrate
5 below the mesh-shaped gate electrode, wherein a thickness
of the oxide region is greater than a thickness of the
gate dielectric layer.

4. The semiconductor device as claimed in claim 3,
10 wherein the mesh-shaped gate electrode comprises a
plurality of first elongate wirings extending parallel to
one another, and a plurality of second elongate wirings
extending parallel to one another, and wherein the first
elongate wirings intersect the second elongate wirings to
15 define an array of gate intersection regions over the
surface of the substrate and to further define an array
of source/drain regions of the substrate.

5. The semiconductor device as claimed in claim 4,
20 wherein the at least one oxide region comprises an array
of oxide regions located below the array of gate
intersection regions, respectively.

6. The semiconductor device as claimed in claim 4,
25 wherein the at least one oxide region comprises a

plurality of elongate oxide regions extending parallel to each other and lengthwise below the first elongate wirings of the mesh-shaped gate electrode.

5 7. The semiconductor device as claimed in claim 6, wherein each of the plurality of elongate oxide regions have opposite ends which terminate at first and second elongate side oxide regions extending perpendicular to said plurality of elongate oxide regions.

10 8. The semiconductor device as claimed in claim 4, further comprising a common wiring located along at least one side of the array of source/drain regions, wherein each of the first and second elongate wirings are connected to the common wiring.

15 9. The semiconductor device as claimed in claim 8, wherein the common wiring surrounds the array of source/drain regions.

20 10. The semiconductor device as claimed in claim 4, wherein the array of source/drain regions comprises a plurality of spaced apart alternating source and drain regions so that each drain region is surrounded by four

source regions and each source region is surrounded by four drain regions.

11. The semiconductor device as claimed in claim 3,
5 wherein the at least one oxide region is at least one field oxide region.

12. The semiconductor device as claimed in claim 4,
further comprising:

10 a dielectric layer formed over the semiconductor substrate and the mesh-shaped gate electrode;

a plurality of elongate drain electrodes located over the dielectric layer and extending parallel to each other and diagonally over said array of source/drain
15 regions;

a plurality of elongate source electrodes located over said dielectric layer and extending parallel to each other and diagonally over said array of source/drain regions;

20 wherein said source electrodes are electrically connected through said dielectric layer to source regions among said source/drain regions, and wherein said drain electrodes are electrically connected through said dielectric layer to drain regions among said array of
25 source/drain regions, and wherein source electrodes and

said drain electrodes are alternately arranged over said dielectric layer.

13. The semiconductor device as claimed in claim 12,
5 further comprising:

a common source electrode connected to said plurality of source electrodes; and

a common drain electrode connected to said plurality of drain electrodes.

10

14. The semiconductor device as claimed in claim 4,
further comprising:

a first dielectric layer formed over the semiconductor substrate and the mesh-shaped gate
15 electrode;

a plurality of elongate first electrodes located over said first dielectric layer and extending parallel to each other and diagonally over said array of source/drain regions;

20

a second dielectric layer formed over said first dielectric layer and said first electrodes;

a plurality of elongate second electrodes located over said second dielectric layer and extending parallel to each other and diagonally over said array of source/drain regions;

25

wherein said first electrodes are electrically connected through said first dielectric layer to either source or drain regions among said array of source/drain regions, and wherein said second electrodes are
5 electrically connected through said first and second dielectric layers to the other of source or drain regions among said array of source/drain regions.

10 15. The semiconductor device as claimed in claim 14,
wherein said first electrodes and said second electrodes
are alternately arranged over said substrate.

15 16. The semiconductor device as claimed in claim 14,
wherein said first electrodes and said second electrodes
are arranged perpendicularly to each other over said
substrate.

20 17. The semiconductor device as claimed in claim 14,
further comprising:
a common first electrode connected to said plurality
of first electrodes; and
a common second electrode connected to said
plurality of second electrodes.

18. The semiconductor device as claimed in claim 4,
further comprising:

a first dielectric layer formed over the
semiconductor substrate and the mesh-shaped gate
5 electrode;

a first mesh-shaped electrode located over said
dielectric layer, said first mesh-shaped electrode
comprising a plurality of third elongate wirings
extending parallel to one another and diagonally over
10 said array of source/drain regions, and a plurality of
fourth elongate wirings extending parallel to one another
and diagonally over said array of source/drain regions,
and wherein said third elongate wirings intersect said
fourth elongate wirings;

15 a second dielectric layer formed over said first
dielectric layer and said first mesh-shaped electrode;

a second mesh-shaped electrode located over said
second dielectric layer, said second mesh-shaped
electrode comprising a plurality of fifth elongate
wirings extending parallel to one another and diagonally
20 over said array of source/drain regions, and a plurality
of sixth elongate wirings extending parallel to one
another and diagonally over said array of source/drain
regions, and wherein said fifth elongate wirings
25 intersect said sixth elongate wirings;

wherein said first mesh-shaped electrode is
electrically connected through said first dielectric
layer to either source or drain regions among said array
of source/drain regions, and wherein said second mesh-
5 shaped electrode is electrically connected through said
first and second dielectric layers to the other of source
or drain regions among said array of source/drain regions.

19. A semiconductor device comprising:
10 a substrate;
a mesh-shaped gate electrode located over a surface
of the substrate, the mesh-shaped gate electrode having a
plurality of openings aligned over respective
source/drain regions of the substrate, and defining an
array of gate intersection regions over the surface of
15 the substrate and an array of source/drain regions of the
substrate;
a gate dielectric layer interposed between the mesh-
shape gate electrode and the surface of the substrate;
20 and
at least one oxide region located in the substrate
below the intersection region of the gate electrode,
wherein a thickness of the oxide region is greater than a
thickness of the gate dielectric layer;

a dielectric layer formed over the semiconductor substrate and the mesh-shaped gate electrode;

a plurality of elongate first electrodes located over said dielectric layer and extending parallel to each other and diagonally over said array of source/drain regions;

a second dielectric layer formed over said first dielectric layer and said first electrodes;

a plurality of elongate second electrodes located over said dielectric layer and extending parallel to each other and diagonally over said array of source/drain regions;

wherein said first electrodes are electrically connected through said first dielectric layer to either source or drain regions among said array of source/drain regions, and wherein said second electrodes are electrically connected through said first and second dielectric layers to the other of source or drain regions among said array of source/drain regions.

20

20. The semiconductor device as claimed in claim 19, wherein the at least one oxide region comprises an array of oxide regions located below the array of gate intersection regions, respectively.

25

21. The semiconductor device as claimed in claim 19,
wherein the at least one oxide region comprises a
plurality of elongate oxide regions extending parallel to
each other.

5

22. The semiconductor device as claimed in claim 21,
wherein each of the plurality of elongate oxide regions
have opposite ends which terminate at first and second
elongate side oxide regions extending perpendicular to
10 said plurality of elongate oxide regions.

10

23. The semiconductor device as claimed in claim 19,
wherein said first electrodes and said second electrodes
are alternately arranged over said substrate.

15

24. The semiconductor device as claimed in claim 19,
wherein said first electrodes and said second electrodes
are arranged perpendicularly to each other over said
substrate.

20

25. The semiconductor device as claimed in claim 19,
further comprising a common first electrode connected to
said plurality of first electrodes, and a common second
electrode connected to said plurality of second
25 electrodes.

26. The semiconductor device as claimed in claim 19,
wherein the at least one oxide region is at least one
field oxide region.

5

27. A semiconductor device comprising:
a substrate;
a mesh-shaped gate electrode located over a surface
of the substrate, the mesh-shaped gate electrode having a
plurality of openings aligned over respective
source/drain regions of the substrate;
a gate dielectric layer interposed between the mesh-
shape gate electrode and the surface of the substrate;
at least one oxide region located in the substrate
below the mesh-shaped gate electrode, wherein a thickness
of the oxide region is greater than a thickness of the
gate dielectric layer;
a dielectric layer formed over the semiconductor
substrate and the mesh-shaped gate electrode;
a plurality of elongate drain electrodes located
over the dielectric layer and extending parallel to each
other and diagonally over said array of source/drain
regions; and
a plurality of elongate source electrodes located
over said dielectric layer and extending parallel to each

other and diagonally over said array of source/drain regions;

wherein source electrodes and said drain electrodes are alternately arranged over said dielectric layer.

5

28. The semiconductor device as claimed in claim 27, wherein the at least one oxide region comprises an array of oxide regions located below gate intersection regions of the mesh-shaped gate electrode, respectively.

10

29. The semiconductor device as claimed in claim 27, wherein the at least one oxide region comprises a plurality of elongate oxide regions extending parallel to each other and lengthwise below elongate wirings of the mesh-shaped gate electrode.

15

30. The semiconductor device as claimed in claim 29, wherein each of the plurality of elongate oxide regions have opposite ends which terminate at first and second elongate side oxide regions extending perpendicular to said plurality of elongate oxide regions.

20

31. The semiconductor device as claimed in claim 27, wherein each of the plurality of elongate drain electrodes terminate at one end at a first L-shaped

25

common wiring, and each of the plurality of elongate source electrodes terminate at one end at a second L-shaped common wiring.

5 32. The semiconductor device as claimed in claim 27,
wherein the elongate drain electrodes and the elongate source electrodes are coplanar.

10 33. The semiconductor device as claimed in claim 27,
wherein the at least one oxide region is at least one field oxide region.

15 34. A semiconductor device comprising:
 a substrate;
 a first mesh-shaped electrode located over a surface
of the substrate;
 a first dielectric layer interposed between the
first mesh-shaped electrode and the surface of the
substrate;
 20 a second dielectric layer formed over the first
mesh-shaped electrode;
 a second mesh-shaped electrode located over said
second dielectric layer;
 a third dielectric layer formed over the second
mesh-shaped electrode; and

a third mesh-shaped electrode located over said third dielectric layer.

5 35. A semiconductor device as claimed in claim 34,
wherein the first mesh-shaped electrode is gate electrode
and the first dielectric layer is gate dielectric layer.

10 36. A semiconductor device as claimed in claim 35,
wherein the first mesh-shaped electrode includes a
plurality of openings aligned over the substrate and
defines an array of gate intersection regions over the
substrate and an array of source/drain regions over the
substrate.

15 37. A semiconductor device as claimed in claim 36,
further comprising at least one oxide region located in
the substrate below the first mesh-shaped electrode,
wherein a thickness of the oxide region is greater than a
thickness of the first dielectric layer.

20 38. A semiconductor device as claimed in claim 37,
wherein the oxide region is a field oxide region.

25 39. A semiconductor device as claimed in claim 36,
wherein the second mesh-shaped electrode is connected to

one of the source/drain regions and the third mesh-shaped electrode is connected the other of the source/drain regions.